Netaji Subhash Engineering College Department of Computer Science & Engineering INDEX

**Name of the Course: Computer Organization Lab Course Code: PCC-CS392**

|  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Sl.**  **No.** | **Exp. No.** | **Problem Statement** | **D.O.E** | **D.O.S** | **Marks** | | | **Signature of the Faculty with Date** | **Remarks ( if any)** |
| **Attendance (05)** | **Experiment (15)** | **Assignment (20)** |
| 1 |  | Design a Half Adder Circuit and verify the truth table. | 25/7/24 | 19/9/24 |  |  |  |  |  |
| 2 |  | Design a Full Adder Circuit and verify the truth table. | 25/7/24 | 19/9/24 |  |  |  |  |  |
| 3 |  | Design a Half Subtractor Circuit and verify the truth table. | 1/8/24 | 19/9/24 |  |  |  |  |  |
| 4 |  | Design a Full Subtractor Circuit and verify the truth table. | 1/8/24 | 19/9/24 |  |  |  |  |  |
| 5 |  | Design a 4-bit Ripple Carry Adder Circuit and verify the result. | 8/8/24 | 19/9/24 |  |  |  |  |  |
| 6 |  | Design a 4-bit Incrementer Circuit and verify the result. | 8/8/24 | 19/9/24 |  |  |  |  |  |
| 7 |  | Design a Carry Look Ahead Adder and verify the result. | 22/8/24 | 19/9/24 |  |  |  |  |  |
| **Average Marks** | | | | |  |  |  |  |  |

|  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Sl.**  **No.** | **Exp. No.** | **Problem Statement** | **D.O.E** | **D.O.S** | **Marks** | | | **Signature of the Faculty with Date** | **Remarks ( if any)** |
| **Attendance (05)** | **Experiment (15)** | **Assignment (20)** |
| 15 |  | Design a 2KB RAM chip by using above mentioned 1 KB RAM chip. | 19/9/24 | 18/12/24 |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
| **Average Marks** | | | | |  |  |  |  |  |